VOLTAGE DOUBLER FOR AC-DC STEP-UP LINEAR POWER SUPPLIES: DESIGN, MODELLING AND SIMULATION

Acácio M. R. AMARAL^{*,**}, António J. M. CARDOSO^{**}

*Polytechnic Institute of Coimbra, ISEC, Department of Informatics and Systems, Rua Pedro Nunes – Quinta da Nora,

P – 3030 – 199 Coimbra, Portugal, Tel.: +351 239 790 200, Fax: +351 239 790 201, E-mail: acacio@isec.pt

**CISE – Electromechatronic Systems Research Centre, Universidade da Beira Interior, Rua Marquês d'Ávila e Bolama,

P-6201-001 Covilhã, Portugal, E-mail: ajmcardoso@ieee.org

ABSTRACT

This paper focuses on the design, modelling and simulation of voltage multiplier circuits for step-up AC-DC linear power supplies. The voltage multiplier is commonly used in applications that require the conversion of an AC low voltage to a very high DC voltage. Those applications require very low currents, thus, the capacitor selection is not an issue. However, when the voltage multiplier is part of a power supply, the load current becomes larger, which makes the capacitors selection more difficult. To help designers in the capacitors selection some design formulas are presented. Simultaneously, a simple simulation technique that is able to predict the circuit behaviour will be presented, revealing also essential for the design process.

Keywords: power supplies, linear regulator, voltage multiplier and capacitors

1. INTRODUCTION

Power supplies can be subdivided in *AC-DC* converters, *DC-DC* converters, *DC-AC* converters and *AC-AC* converters.

The majority of electronic devices are powered from a DC power source, so, the first two groups are the most common [1].

DC power supplies can be subdivided in linear power supplies and switched mode power supplies.

The linear power supplies are simple, durable, deliver power with low noise, have an excellent line and load regulation, a very good response time to load and line changes and low *EMI* [1, 2]. These power supplies contain a transformer, a rectifier, a filter and a regulator (Fig. 1).



Fig. 1 AC-DC linear power supply

The transformer ensures electrical isolation between *AC* primary source and the output of the power supply, and, simultaneously, step-down the voltage and step-up the current [3]. The relationship between the amplitude of the input (v_{in}) and the output voltage (v_{in}) of the transformer has standard values.

The bridge rectifier converts the incoming AC line voltage into a DC voltage, with high harmonic content. The filter smooths the ripple of the rectified voltage, reducing the output voltage ripple and simultaneously increases the output voltage mean value. Finally, the regulator converts the unregulated DC voltage (v_{in}) into a regulated one (v_{out}) . The regulator holds the output voltage constant independently of the line, the DC load and the temperatures changes.

The regulator operates has a variable resistor, thus, both regulator and the DC load represent a voltage

divider, which means that the output voltage, v_{out} , is lower than v_{in} . The previous analyses allow us to conclude that v_{out} cannot exceed the amplitude of v_{in} . so, v_{out} value is limited by the transformer turns ratio.

However, if the rectifier is replaced by a voltage multiplier, it is possible to convert the *AC* voltage $(v_{in}")$ into a higher *DC* voltage $(v_{in}")$. Fig. 2 shows an *AC-DC* step-up linear power supply.



Fig. 2 AC-DC step-up linear power supply

The voltage multiplier converts the AC electrical power from a lower voltage (v_{in}) to a higher DC voltage (v_{in}) using a network of capacitors and diodes. This circuit is commonly used in high-voltage and very low current applications typically lower than 5 mA [4]. The voltage multiplier is commonly used in CRT circuits [4], in high voltage pulse applications used in many industries such as plasma, ozone making, sterilization, food processing, water treatment and military applications [5, 6] and in HV generators for medical X-ray machine [7]. In such circuits, the capacitors selection depends on the frequency of the input signal. If the voltage multiplier is used in a high frequency application (10 kHz), the capacitors used are in the range of 20 nF to 60 nF [4].

However, in a linear power supply, the load current is much higher than 5 mA, which means that the capacitors used in the voltage multiplier must be chosen appropriately. In the following sections we will address this subject.

For this purpose, in the following sections some formulas will be presented, that will prove to be very useful in the selection of the capacitors. Simultaneously, a simple simulation technique that is able to predict the circuit behavior will be presented. This technique reveals fundamental for the computation of some key parameters for design purposes, such as [4]:

- For the capacitors: the current *rms* value and the maximum voltage.
- For each rectifier: the maximum instantaneous reverse voltage, the peak forward surge current, the maximum forward current and the maximum forward voltage.

2. VOLTAGE MULTIPLIER ANALYSIS

The voltage multiplier under analysis, a voltage doubler, is capable of producing a *DC* voltage that is equal to twice the amplitude of the *AC* input voltage (Fig. 3).



Fig. 3 Voltage doubler connected to a resistive load (*R*)

2.1. First approximation

In this section it will be applied the first approach, which uses the following assumptions:

- Capacitor *C*₁ will not discharge.
- Capacitor *C*₂ charges instantaneously.
- Capacitor C_2 will discharge linearly.

Using linear approach ($C_2 \cdot R \gg 0.02$), it is possible to define capacitor C_2 voltage as, $v_{C2}(t)$:

$$v_{C2}(t) \cong v_{C2}(0) \cdot \left(1 - \frac{t}{R \cdot C_2}\right) \tag{1}$$

where: $v_{C2}(0)$ – capacitor initial voltage, R – load resistor and C_2 – capacitor capacitance.

The previous equation allows for the computation of both *ripple*, Δv_{out} , and mean value of the output voltage, $\langle v_{out} \rangle$.

$$\begin{cases} \left\langle v_{out} \right\rangle \cong v_{C2} \left(0 \right) - \frac{\Delta v_{out}}{2} \\ \Delta v_{out} \cong v_{C2} \left(0 \right) \cdot \left(\frac{1}{R \cdot C_2 \cdot f} \right) \end{cases}$$
(2)

Since capacitor C_1 will not discharge, it is possible to write:

$$v_{c2}(0) \approx 2 \cdot V_{in} - 2 \cdot V_{\gamma} \Rightarrow$$

$$\Rightarrow \begin{cases} \langle v_{out} \rangle \approx \left(2 \cdot V_{in} - 2 \cdot V_{\gamma}\right) \cdot \left(1 - \frac{1}{2 \cdot R \cdot C_{2} \cdot f}\right) \\ \Delta v_{out} \approx \left(\frac{2 \cdot V_{in} - 2 \cdot V_{\gamma}}{R \cdot C_{2} \cdot f}\right) \end{cases}$$
(3)

where: V_{in} – amplitude of input voltage and V_{γ} – diode knee voltage.

2.2. Second approximation

In this section it will be applied the second approach, which uses the following assumptions:

- Capacitor *C*₁ will discharge linearly.
- Capacitor *C*₂ will not charge instantaneously.
- Capacitor *C*₂ will discharge linearly.

Although capacitor C_1 discharges, at this time, it is not possible to determine the voltage loss during the discharge period. Therefore, at this time, it will be considered that capacitor C_2 initial voltage, $v_{C2}(0)$, is equal to:

$$\begin{cases} V_{C1\min} \cong V_{in} - V_{\gamma} \\ V_{C2}(0) \cong V_{C1\min} + V_{in} - V_{\gamma} \end{cases}$$

$$\tag{4}$$

On the other hand, capacitor C_2 will not charge instantaneously, thus, it is necessary to compute the period of time that the capacitor requires to charge, t_{char} . For this purpose, it will be necessary to define the functions of capacitor voltage during the charging period (v_{c2char}) and during the discharging period ($v_{c2clisc}$).

$$\begin{cases} v_{C2charg} \cong V_{C1min} - V_{\gamma} + V_{in} \cdot \cos\left(2 \cdot \pi \cdot f \cdot t - 2 \cdot \pi\right) \\ v_{C2disc} \cong v_{C2}\left(0\right) \cdot \left(1 - \frac{t}{R \cdot C_2}\right) \end{cases}$$
(5)

The function $v_{c2charg}$ can be simplified using the following approximation [8]:

$$\cos(x) = \sum_{k=0}^{\infty} (-1)^{k} \cdot \frac{x^{2\times k}}{(2 \cdot k)!} \Longrightarrow$$

$$x <<1 \Longrightarrow \cos(x) \cong 1 - \frac{x^{2}}{2!} \Longrightarrow$$

$$\begin{cases} v_{C2charg} \cong V_{C1min} - V_{\gamma} + V_{in} \cdot \left(1 - \frac{x^{2}}{2!}\right) \\ x = 2 \cdot \pi \cdot f \cdot t - 2 \cdot \pi \end{cases}$$
(6)

Therefore, by matching $v_{c2charg}$ and v_{c2disc} , it is possible to compute the capacitor discharge period, t_{disc} , as follows:

$$\begin{cases} K_{1} = 2 \cdot \pi^{2} \cdot f^{2} \cdot V_{in} \\ K_{2} = -\frac{V_{C1\min} + V_{in} - V_{\gamma}}{R \cdot C_{2}} - 4 \cdot \pi^{2} \cdot f \cdot V_{in} \\ K_{3} = 2 \cdot \pi^{2} \cdot V_{in} \end{cases}$$

$$t_{disc} \approx \frac{-K_{2} - \sqrt{K_{2}^{2} - 4 \cdot K_{1} \cdot K_{3}}}{2 \cdot K_{1}}$$
(7)

The time-period that C_2 takes to charge, t_{char} , is equal to:

$$t_{char} \cong \frac{1}{f} - t_{disc} \tag{8}$$

In this way, using a linear approach, it is possible to compute the output voltage *ripple* as:

$$\Delta v_{out} \cong \frac{v_{C2}(0) \cdot t_{disc}}{R \cdot C_2} \tag{9}$$

To compute the mean value of the output voltage it is necessary to know the voltage loss in C_1 during the discharging period. For that, it is necessary to compute the capacitor C_1 current during the discharging period, i_{Cldisc} .

$$i_{C1disc} \approx \frac{\left\langle v_{C2charg} \right\rangle}{R} + i_{C2charg}$$

$$i_{C1disc} \approx \frac{v_{C2}\left(0\right) - \frac{\Delta v_{out}}{2}}{R} + C_2 \cdot \frac{\Delta v_{out}}{t_{char}} \Longrightarrow$$
(10)
$$i_{C1disc} \approx \frac{\left(V_{C1\min} + V_{in} - V_{\gamma}\right) - \frac{\Delta v_{out}}{2}}{R} + C_2 \cdot \frac{\Delta v_{out}}{f^{-1} - t_{disc}}$$

where: V_{C1min} – the minimum value of capacitor C_1 voltage during steady-state regime, $\langle v_{C2charg} \rangle$ – the mean value of capacitor C_2 voltage during the charging period in steadystate regime and $i_{C2charg}$ – capacitor C_2 current during the charging period in steady-state regime.

It is important to notice that capacitor C_1 discharges when capacitor C_2 charges. Thus, it is possible to compute capacitor C_1 ripple voltage as, Δv_{cl} :

$$\Delta v_{c1} \cong \frac{i_{c1disc} \cdot \left(f^{-1} - t_{disc}\right)}{C_1} \tag{11}$$

The previous value represents the voltage loss in C_I during the discharging period. Thus, it is possible to compute the output mean value, $\langle v_{out} \rangle$, as well as the new value of V_{clmin} :

$$V_{C1\min} = V_{in} - V_{\gamma} - \Delta v_{C1}$$

$$v_{C2} (0) = V_{C1\min} + V_{in} - V_{\gamma} = 2 \cdot V_{in} - 2 \cdot V_{\gamma} - \Delta v_{C1}$$

$$\langle v_{out} \rangle \cong v_{C2} (0) \cdot \left(1 - \frac{t_{disc}}{2 \cdot R \cdot C_2}\right)$$
(12)

At this point, it is possible to compute the output voltage ripple more accurately.

$$\Delta v_{out} \cong \frac{v_{C2}(0) \cdot t_{disc}}{R \cdot C_2} \tag{13}$$

3. VOLTAGE DOUBLER DESIGN

Section 2.2 allows us to obtain a set of formulas that can be used in the design of a voltage doubler.

In the design of this circuit two basic specifications will be considered: the average value of the output voltage, $\langle v_{out} \rangle$, and its voltage ripple, Δv_{out} .

Initially, the value of the capacity of C_2 will be computed, because this value will affect the selection of capacitor C_1 , and for that equation (3) can be used.

$$C_{2} \ge \left(\frac{2 \cdot V_{in} - 2 \cdot V_{\gamma}}{R \cdot \Delta v_{out} \cdot f}\right)$$
(14)

The above formula is oversized, since, $v_{C2}(0)$ is greater than a real one and the discharging period is maximum.

Afterwards, it will be possible to compute C_1 minimum value using equations (10) and (11).

ſ

$$t_{disc} \approx \frac{-K_{2} - \sqrt{K_{2}^{2} - 4 \cdot K_{1} \cdot K_{3}}}{2 \cdot K_{1}} \rightarrow \text{see (7)}$$

$$\Delta v_{out} \geq \left(\frac{2 \cdot V_{in} - 2 \cdot V_{\gamma}}{R \cdot C_{2} \cdot f}\right)$$

$$\Delta v_{c1} = 2 \cdot V_{in} - 2 \cdot V_{\gamma} - \langle v_{out} \rangle - \frac{\Delta v_{out}}{2}$$

$$i_{c1disc} \approx \frac{v_{c2} \left(0\right) - \frac{\Delta v_{out}}{2}}{R} + C_{2} \cdot \frac{\Delta v_{out}}{f^{-1} - t_{disc}}$$

$$\left[\frac{C_{1} \geq \frac{i_{c1disc} \cdot \left(f^{-1} - t_{disc}\right)}{\Delta v_{c1}}\right]$$
(15)

The capacitances obtained from the previous formulas should be oversized. Afterwards, it will be presented an algorithm that improves the selection of capacitors capacitance.

3.1. Algorithm for more accurate design

The following algorithm allows for the selection of smaller capacitance capacitors and simultaneously respecting the original specifications.

In order to understand the algorithm it is important to provide some definitions.

- MAX_ERROR_ripple is the largest permissible difference between the computed value and the specified output voltage ripple.
- MAX_ERROR_mean is the largest permissible difference between the computed value and the specified mean value of the output voltage.
- CALC_ripple is the computed value of the output voltage ripple.
- SPEC_ripple is the specified value of the output voltage ripple.
- CALC_mean is the computed mean value of the output voltage.
- SPEC_mean is the specified mean value of the output voltage.
- ERROR_ripple = CALC_ripple SPEC_ripple.
- ERROR_mean = CALC_mean SPEC_mean.
- INC_C1 increment/decrement of C₁ capacitance.
- INC_C2 increment/decrement of C₂ capacitance.
- I_{C1desc} capacitor C_1 current during C_1 discharge period.

Before using the previous algorithm it is necessary to compute the first iteration, which provides the initial capacitance of both capacitors (C_{10} and C_{20}), and for that, equations (14) and (15) should be used. Using the previous values together with (11) it is possible to compute capacitor C_I voltage ripple (ΔV_{CI}).

Afterwards, the algorithm will be presented.

INC $C1 = 10^{-6}$ *INC* $C2 = 2 \cdot 10^{-6}$ SPEC ripple = 1.6; SPEC mean = 38; MAX ERROR ripple = SPEC ripple / 1000 MAX ERROR mean = SPEC mean / 1000 ERROR ripple = $2 \cdot MAX$ ERROR ripple $ERROR_mean = 2 \cdot MAX_ERROR_mean$ $(|ERROR \ ripple| \ge MAX \ ERROR \ ripple)$ while and $|ERROR_mean| \ge MAX_ERROR_mean$ $V_{C^{20}} = 2 \cdot V_{in} - 2 \cdot V_{v} - \Delta V_{C1}$ $K_1 = 2 \cdot \pi^2 \cdot f^2 \cdot V_{in}$ $K_2 = -\frac{V_{C20}}{R \cdot C_2} - 4 \cdot \pi^2 \cdot f \cdot V_{in}$ $K_{2} = 2 \cdot \pi^{2} \cdot V_{in}$ $t_{x} = \frac{-K_{2} - \sqrt{K_{2}^{2} - 4 \cdot K_{1} \cdot K_{3}}}{2 \cdot K}$ $CALC_ripple = \frac{V_{C20} \cdot t_x}{R \cdot C_2}$ $i_{C1desc} = \frac{C_2 \cdot CALC_ripple}{f^{-1} - t} + \frac{V_{C20} - \frac{CALC_ripple}{2}}{R}$ $\Delta V_{C1} = \frac{i_{C1desc} \cdot \left(f^{-1} - t_x\right)}{C_{c1}}$ $CALC_mean = 2 \cdot V_{in} - 2 \cdot V_{\gamma} - \Delta V_{C1} - \frac{CALC_ripple}{2}$ ERRO ripple = CALC _ ripple - SPEC _ ripple ean

$$ERRO_mean = CALC_mean - SPEC_mean$$
if (ERRO_ripple > 0)

$$C_2 = C_2 + INC_C2$$
else

$$C_2 = C_2 - INC_C2$$
end
if (ERRO_mean > 0)

$$C_1 = C_1 - INC_C1$$
else

$$C_1 = C_1 + INC_C1$$
end

4. VOLTAGE DOUBLER SIMULATION

In this section a simple simulation technique will be presented, which has the following steps:

- 1. Draw the whole circuit and its components.
- 2. Identify all the states.
- 3. Recognize the conditions that satisfy the occurrence of each state.
- 4. Analyze each state, and get the mathematical equations that describe its operation.
- 5. Represent the sequence of states in the form of an algorithm.

Fig. 3 shows the circuit under analysis (voltage doubler), which has three different states:

- State 1 Diode D₁ conducts and Diode D₂ do not conduct.
- State 2 Diode D_2 conducts and Diode D_1 do not conduct.
- State 3 None of the diodes conducts.

Afterwards, the conditions that determine the occurrence of each state, are presented:

- The first state occurs when:
 - $v_{in} + v_{C1} \leq -V_{\gamma}$ and $v_{in} + v_{C1} v_{C2} < V_{\gamma}$
- The second state occurs when: $v_{in} + v_{C1} > -V_{\gamma}$ and $v_{in} + v_{C1} - v_{C2} \ge V_{\gamma}$
- The third state occurs when:

$$v_{in} + v_{C1} > -V_{\gamma}$$
 and $v_{in} + v_{C1} - v_{C2} < V_{\gamma}$

Subsequently, each state will be analyzed.

4.1. State Analysis

ſ

Fig. 4 shows the equivalent circuit corresponding to the first state.



Fig. 4 Equivalent circuit corresponding to the first state

It is convenient to represent the diode (D_1) by its largesignal model, (diode model when *forward bias* – $[R_f + V_{\gamma}]$), in order to evaluate the currents and voltages in the network using standard analysis methods [9].

From the analysis of the previous circuit it is possible to write the resulting equations:

$$\begin{cases} v_{in} + v_{c1} + V_{\gamma} + R_f \cdot i_d = 0\\ i_d = i_{c1} = C_1 \cdot \frac{dv_{c1}}{dt}\\ i_{c2} = -i_R = -\frac{v_{c2}}{R} = C_2 \cdot \frac{dv_{c2}}{dt} \end{cases}$$
(16)

Fig. 5 shows the equivalent circuit corresponding to the second state.



Fig. 5 Equivalent circuit corresponding to the second state

From the analysis of the previous circuit it is possible to write the following equations:

$$\begin{cases} v_{in} - v_{c1} + V_{\gamma} + R_{f} \cdot (-i_{c1}) + v_{c2} = 0 \\ i_{c1} = -i_{c2} - \frac{v_{c2}}{R} \\ i_{c2} = C_{2} \cdot \frac{dv_{c2}}{dt} \\ i_{c1} = C_{1} \cdot \frac{dv_{c1}}{dt} \end{cases}$$
(17)

Fig. 6 shows the equivalent circuit corresponding to the third state.



Fig. 6 Equivalent circuit corresponding to the third state

From the analysis of the previous circuit it is possible to write the following equation:

$$i_{c2} = -i_R = -\frac{v_{c2}}{R} = C_2 \cdot \frac{dv_{c2}}{dt}$$
(18)

4.2. Algorithm

Finally, representing the above equations, (16)-(18), in their discrete form, it is possible to develop a simulation program, which can be easily implemented in an open-source platform for numerical computation.

Following, a small algorithm is presented:

while (i < NTP)
if ((
$$v_{m}$$
 (i) + v_{a} (i) $\leq -V_{y}$) and (v_{m} (i) + v_{a} (i) - v_{a} (i) $< V_{y}$))
 $K_{1}=R_{f} \cdot C_{1}$; $K_{2}=R \cdot C_{2}$
 v_{a} (i+1) = $-\frac{PA}{K_{1}} \cdot (v_{im}(i) + V_{y}) + (1 - \frac{PA}{K_{1}}) \cdot v_{a}$ (i)
 v_{a} (i+1) = $(1 - \frac{PA}{K_{2}}) \cdot v_{a}$ (i)
 i_{a} (i+1) = $C_{1} \cdot \frac{v_{e1}(i+1) - v_{e1}(i)}{PA}$
 i_{a2} (i+1) = $C_{2} \cdot \frac{v_{e2}(i+1) - v_{e2}(i)}{PA}$
elseif (($v_{im}(i) + v_{e1}(i) > -V_{y}$) and ($v_{im}(i) + v_{e1}(i) - v_{e2}(i) \geq V_{y}$))
 $K_{3}=R_{d} \cdot C_{2}$; $K_{4}=\frac{R_{d2}}{R}+1$; $K_{5}=1-\frac{K_{4} \cdot PA}{K_{3}}$
 v_{e2} (i+1) = $\frac{PA}{K_{3}} \cdot (v_{m}(i) + v_{e1}(i) - V_{y}) + K_{5} \cdot v_{e2}$ (i)
 $v_{e1}(i+1) = -\frac{PA}{C_{1}} \cdot i_{e2}$ (i) $-\frac{PA}{C_{1} \times R} \cdot v_{e2}$ (i) + v_{e1} (i)

$$i_{e1}(i+1) = C_1 \cdot \frac{v_{e1}(i+1) - v_{e1}(i)}{PA}$$
$$i_{e2}(i+1) = C_2 \cdot \frac{v_{e2}(i+1) - v_{e2}(i)}{PA}$$

else

$$K_{2} = R \cdot C_{2}$$

$$v_{c2} (i+1) = \left(1 - \frac{PA}{K_{2}}\right) \cdot v_{c2} (i)$$

$$i_{c2} (i+1) = C_{1} \cdot \frac{v_{c2} (i+1) - v_{c2} (i)}{PA}$$

$$i_{c1} (i+1) = 0$$

$$v_{c1} (i+1) = v_{c1} (i)$$
d

en end

where:

- PA represents the sampling period,
- NTP represents total number of iterations (which is defined by the user).

4.3. Simulated results

In order to validate the previous analysis, as well as the simulation technique, the circuit under analysis was designed in *Matlab* using *SimPowerSytems toolbox*.

Table 1 shows the prototype characteristics.

Table 1 Characteristics of the Prototype

Components	Electrical model
Diodes (forward biased)	$R_f = 0.15 \Omega, V_{\gamma} = 0.86 V$
C1	$C = 1902 \ \mu F$
C ₂	$C = 4588 \ \mu F$
Primary Source	Vin = 22 V (amplitude)
DC Load (R _{Load})	$R = 100 \Omega$

Both simulation results are consistent, showing that the proposed simulation technique can be used to predict the behaviour of the voltage doubler.

5. TESTING DESIGN FORMULAS AND ALGORITHM

In this section it will be assessed the applicability of the formulas and the algorithm presented in section 3. For this purpose it will be considered 4 different situations (Table 2).

 Table 2
 Different situations considered for assessing the applicability of the design formulas

Test	Primary source	Load
1	$V_{in} = 22 V \text{ (amplitude)}$ f = 50 Hz (frequency)	R = 1000 Ω
2		$R = 500 \Omega$
3		R = 250 Ω
4		$R = 100 \Omega$

In the design of the voltage doubler it will be considered two fundamental specifications:

- The average value of the output voltage: $\langle v_{out} \rangle = 38 V$
- The maximum output voltage ripple: $\Delta v_{out} < 1.6 V$

In the following calculus, it will be considered a diode knee voltage of 0.8 V.

As mentioned in section 3 the design formulas (14) and (15) allow us to compute both capacitors capacitance. However, those values are oversized, and for that it was proposed the algorithm shown in section 3.1. Table 3 shows the computed values of C_1 and C_2 using the previous formulas (14-15) and the algorithm (section 3.1).

Table 3 Voltage doubler desig	gn
(computed values of C1 and C	2)

	Formulas		Algorithm	
Test	(15)	(14)	Algorithin	
	C ₁	C ₂	C ₁	C ₂
1	249 µF	530 µF	215 µF	462 µF
2	498 µF	1060 μF	432 μF	928 μF
3	997 μF	2120 μF	866 µF	1858 μF
4	2491 μF	5300 μF	2166 µF	4650 μF

From the analysis of the above table it is possible to conclude that the proposed algorithm (section 3.1) suggests the choice of smaller capacitors:

- Test 1 it could be chosen the following standard capacitances: $C_1 = 220 \ \mu F$ and $C_2 = 470 \ \mu F$.
- Test 2 it could be chosen the following standard capacitances: $C_1 = 470 \ \mu F$ and $C_2 = 1000 \ \mu F$.
- Test 3 it could be chosen the following standard capacitances: $C_1 = 1000 \ \mu F$ and $C_2 = 2200 \ \mu F$.
- Test 4 it could be chosen the following standard capacitances: $C_1 = 2200 \ \mu F$ and $C_2 = 4700 \ \mu F$.

Considering the standard capacitance values [10], it is possible to conclude that in the test 1, 2 and 4 the proposed algorithm suggests the choice of smaller capacitors.

The following table shows that the capacitance values computed in Table 3 satisfy the original specifications.

Table 4 Output voltage ripple and mean value computed using the proposed simulation technique

Test	Formulas		Algorithm	
	$\langle v_{out} \rangle$	Δv_{out}	$\langle v_{out} \rangle$	Δv_{out}
1	38.6 V	1.3 V	38.1 V	1.5 V
2	38.6 V	1.3 V	38.1 V	1.5 V
3	38.6 V	1.3 V	38.1 V	1.5 V
4	38.3 V	1.3 V	38.1 V	1.5 V

6. EXPERIMENTAL RESULTS

To demonstrate the applicability of the design formulas and the proposed algorithm, an experimental prototype will be considered, with the following specifications: $\langle \langle v_{out} \rangle = 38 V$, $\Delta v_{out} < 1.6 V$, R = 100 Ω and V_{in} = 22 V). The above specifications correspond to test 4, thus, the chosen capacitors are: $C_1 = 2200 \ \mu F$ and $C_2 = 4700 \ \mu F$.

The computed capacitance values require the use of electrolytic capacitors, which typically have a tolerance of 20% [10]. It is therefore necessary to determine the electrical characteristics of the different components.

6.1. Electrical characteristics of the components

Fig. 7 show the *I-V* characteristic of the rectifiers (when forward biased).



Fig. 7 Characteristic of the rectifier

Fig. 8 shows the characteristic of C_1 .



Fig. 8 Characteristic of capacitor C_1

Fig. 9 shows the characteristic of C_2 .



Fig. 9 Characteristic of capacitor C_2

Using least-squares regression it is possible to compute the characteristic of the rectifiers and capacitors (Table 1).

6.2. Comparison between experimental and simulated results

It should be also mentioned that the input voltage waveform of the voltage doubler is not exactly sinusoidal (Fig. 10a). Thus, for validation purpose, it was used an waveform approximately equal to the real input voltage (Fig. 10b).



Fig. 10 Voltage waveform at the secondary of the transformer (v_{in}) : (a) experimental waveform and (b) filtered experimental waveform

The experimental waveform of v_{in} has some noise, hence, it was necessary to smooth it, and for that, it was used a low pass filter (Fig. 10b).

Finally, considering the previous waveform, together with the characteristics of the components obtained experimentally, it is possible to compare the experimental results with the simulated ones.

Fig. 11, 12, 13, 14, 15 and 16 show both experimental and simulated waveforms of capacitor C_1 voltage, of capacitor C_1 current, of diode D_1 current, of diode D_2 current, of capacitor C_2 voltage and of capacitor C_2 current, respectively, during steady state regime.

The following curves are essential in the design process:

• For the capacitors: the simulated waveform of capacitor current and voltage enable the computation of current *rms* value and the maximum voltage.



Fig. 11 Capacitor C_l voltage waveform (v_{cl})



Fig. 12 Capacitor C_l current waveform (v_{cl})

• For each rectifier: the simulated waveform of diodes current and voltage enables the computation of the maximum instantaneous reverse voltage, the peak forward surge current, the maximum forward current and the maximum forward voltage.



Fig. 13 Diode D_1 current waveform (i_{dl})



Fig. 14 Diode D_2 current waveform (i_{d2})



Fig. 15 Capacitor C_2 voltage waveform (v_{c2})



Fig. 16 Capacitor C_2 current waveform (i_{c2})

Both simulated and experimental waveforms agree, as expected.

6.3. Results analysis

The choice of the capacitors used in the experimental prototype had in consideration the proposed algorithm (Table 3), and the initial specifications ($\langle v_{out} \rangle = 38 V$ and $\Delta v_{out} = 1.6 \text{ V}$).

Fig. 15 shows that the ripple specification ($\Delta v_{out} < 1.6$ V) was fulfilled; the ripple of the experimental prototype was equal to 1.42 V.

However, the average voltage is slightly higher than the specified one ($\langle v_{out} \rangle = 38 V$). The average voltage of the experimental prototype was equal to 38.6 V. This difference is due to the fact that the *r.m.s.* of the input voltage (Fig. 10) is higher than the *r.m.s.* of a pure sine wave.

7. CONCLUSIONS

This article discusses the design of voltage doublers for step up linear power supplies. The voltage doubler is commonly used in applications that require low currents. In such cases the capacitor selection is not an issue.

However, linear power supplies demand high current values, which make the capacitors selection complex.

In this paper some design formulas were presented that can be used in the capacitors selection. These formulas allow for the selection of oversized capacitors. To improve the price/performance ratio an algorithm that allows the selection of smaller capacitors was presented.

Furthermore, it was also presented a simple simulation technique that predicts the current and voltage waveforms in all components. The previous waveforms are essential for designing purposes.

The simulation technique, the design formulas and the algorithm were validated through experimental results.

REFERENCES

- AN-556 Introduction to Power Supplies, Application Report – Texas Instruments, SNVA006B, May 2004.
- [2] Understand Linear Power Supply Specifications number 3137, Application Note Series – Keithley, a Tektronix Company, September 2012.
- [3] AN-20-002 Application Note on Transformers, Mini-Circuits, April 2015.
- [4] BECK, J.: Using Rectifiers in Voltage Multiplier Circuits, Document number: 88842, Application Note – Vishay General, July 2008.
- [5] REZANEJAD, M. SHEIKHOLESLAMI, A. ADABI, J.: Modular Switched Capacitor Voltage Multiplier Topology for Pulsed Power Supply, *IEEE Transactions on Dielectrics and Electrical Insulation*, Vol. 21, No. 2, pp. 635–643, Apr. 2014.
- [6] REZANEJAD, M. ADABI, J. SHEIKHOLESLAMI, A. – NAMI, A.: High-Voltage Pulse Generators Based on Capacitor-Diode Voltage Multiplier, 15th International Power Electronics and Motion Control Conference - EPE-PEMC 2012 ECCE Europe, Novi Sad, Serbia, 4-6 September 2012, pp. LS3c 4-1– LS3c 4-6.
- [7] WANG, J. HAAN, W. FERREIRA, J.: Detailed Derivation and Minimization of the Equivalent Parasitic Capacitances of High-Voltage Multiplier Based on the Complete Model, *IEEE Transaction in Industry Applications*, Vol. 51, No. 1 January/ February 2015, pp. 362–372.

- [8] JEFFREY, A. HUI-HUI, D.: Handbook of Mathematical formulas and integrals, 4d ed. Oxford: Elsevier, 2008, pp. 109-148.
- [9] MILLMAN, J. GRABEL, A.: *Microelectronics*, 2d ed. New York: McGraw-Hill, 1987, pp. 41-78.
- [10] Aluminun Electrolytic Capacitors, CAT. 8100D Nichicon.

Received June 13, 2016, accepted October 14, 2016

BIOGRAPHIES

Acácio M. R. Amaral was born in Luso, Angola, in 1974. He received the E. E. diploma, the M. S. degree and the Ph. D degree from Coimbra's University, Portugal in 1998, 2005 and 2010, respectively. Since 1998 has been with Coimbra's Polytechnic, where is currently an Associate Professor in the Department of Informatics and Systems. His teaching interests cover Circuit Design (analogue and digital), Electronics, Digital Systems, Computer Architecture, Data Structures and Algorithms, Computer Programming in C and Assembler and Signal Processing. He is the author of two books entitled Circuit and Electronic Devices Analysis (Porto, Portugal, Publindustria, 2013), (in Portuguese) and Digital Systems: Principles, Analysis and Projects (Lisboa, Portugal, Edicões Sílabo, 2014), (in Portuguese), and more than 40 papers published in technical journals and conference proceedings. His research activities include fault diagnosis and design of linear and switch mode power supplies, with emphasis on the consequences of aging of electrolytic and film capacitors, as well as the development of solutions to this problem.

Antonio J. Marques Cardoso (S'89, A'95, SM'99) received the Dipl. Eng., Dr. Eng., and Habilitation degrees from the University of Coimbra, Coimbra, Portugal, in 1985, 1995 and 2008, respectively, all in Electrical Engineering. From 1985 until 2011 he was with the University of Coimbra, Coimbra, Portugal, where he was Director of the Electrical Machines Laboratory. Since 2011 he has been with the University of Beira Interior (UBI), Covilhã, Portugal, where he is Full Professor at the Department of Electromechanical Engineering and Director of CISE - Electromechatronic Systems Research Centre (http://cise.ubi.pt). He was Vice-Rector of UBI (2013-2014). His current research interests are in fault diagnosis and fault tolerance in electrical machines, power electronics and drives. He is the author of a book entitled Fault Diagnosis in Three-Phase Induction Motors (Coimbra, Portugal: Coimbra Editora, 1991), (in Portuguese) and more than 350 papers published in technical journals and conference proceedings. He serves as Guest Editor of the IEEE Transactions on Industry Applications Special Issue on Fault Diagnosis of Electric Machines, Power Electronics and Drives and Associate Editor for the IEEE Transactions on Industry IEEE Applications, **Transactions** on Industrial Electronics, IEEE Journal of Emerging and Selected Topics in Power Electronics, and also for the Springer International Journal of Systems Assurance Engineering and Management.